

U.S.S.N. 10/684,855

Claim Amendments

Please amend claims 1, 6, 9, and 10 as follows:

1. (currently amended) A method for fabricating a semiconductor product comprising:

providing an embedded semiconductor product comprising:

an embedded logic region having formed therein a logic field effect transistor device;

an embedded memory region having formed therein a memory field effect transistor device; and

a kerf region having formed therein a kerf field effect transistor device; and

measuring for the embedded semiconductor product a gate electrode linewidth for each of the logic field effect transistor device, the memory field effect transistor device and the kerf field effect transistor device to determine a deviation of each of said linewidths with respect to a respective target value linewidth; and,

adjusting at least one of a mask pattern dimension and an exposure condition to compensate for the deviation in the formation of a second semiconductor product.

2. (original) The method of claim 1 wherein each of the logic field effect transistor device, the memory field effect transistor device and the kerf field effect transistor device has a linewidth of from about 0.05 to about 0.15 microns.

3. (original) The method of claim 1 wherein each of the logic field effect transistor device and the memory field effect transistor device has a gate electrode linewidth:separation distance ratio of from about 1:1 to about 1:1000.

U.S.S.N. 10/684,855

4. (original) The method of claim 1 wherein the embedded semiconductor product further comprises a non-kerf and non-embedded region having formed therein a non-kerf and non-embedded field effect transistor device.

5. (original) The method of claim 4 further comprising measuring a gate electrode linewidth of the non-kerf and non-embedded field effect transistor device.

6. (currently amended) A method for fabricating a semiconductor product comprising:

providing an embedded semiconductor product comprising:

an embedded logic region having formed therein a logic field effect transistor device;

an embedded memory region having formed therein a memory field effect transistor device; and

a kerf region having formed therein a kerf field effect transistor device;

measuring for the embedded semiconductor product a gate electrode linewidth for each of the logic field effect transistor device, the memory field effect transistor device and the kerf field effect transistor device; and

~~comparing the gate electrode linewidths for each of the logic field effect transistor device, the memory field effect transistor device and the kerf field effect transistor device~~

determining a deviation of each of said gate electrode linewidths from a respective specified target linewidth value;
and,

adjusting at least one of a mask pattern dimension and an exposure condition to approach the respective specified target linewidth value in the formation of a second semiconductor product.

U.S.S.N. 10/684,855

7. (original) The method of claim 6 wherein each of the logic field effect transistor device, the memory field effect transistor device and the kerf field effect transistor device has a linewidth of from about 0.05 to about 0.15 microns.

8. (original) The method of claim 6 wherein each of the logic field effect transistor device and the memory field effect transistor device has a gate electrode linewidth:separation distance ratio of from about 1:1 to about 1:1000.

9. (currently amended) The method of claim 6 wherein the step of determining comprises comparing the measured gate electrode linewidths ~~are compared among themselves with respect to one another.~~

10. (currently amended) The method of claim 6 wherein the step of determining comprises comparing the measured gate electrode linewidths ~~are compared~~ with respect to the respective specified target value[s].

11. (original) The method of claim 6 wherein the embedded semiconductor product further comprises a non-kerf and non-embedded region having formed therein a non-kerf and non-embedded field effect transistor device.

12. (original) The method of claim 11 further comprising measuring a gate electrode linewidth of the non-kerf and non-embedded field effect transistor device.

U.S.S.N. 10/684,855

13. (original) A method for fabricating a semiconductor product comprising:

providing an embedded semiconductor product comprising:

an embedded logic region having formed therein a logic field effect transistor device;

an embedded memory region having formed therein a memory field effect transistor device; and

a kerf region having formed therein a kerf field effect transistor device;

measuring for the embedded semiconductor product a gate electrode linewidth for each of the logic field effect transistor device, the memory field effect transistor device and the kerf field effect transistor device;

comparing the gate electrode linewidths for each of the logic field effect transistor device, the memory field effect transistor device and the kerf field effect transistor device to specified target values to determine a set of deviations therefrom; and

fabricating a second embedded semiconductor product while adjusting at least one of a mask pattern dimension and an exposure condition such as to compensate for the set of deviations.

14. (original) The method of claim 13 wherein each of the logic field effect transistor device, the memory field effect transistor device and the kerf field effect transistor device has a linewidth of from about 0.05 to about 0.15 microns.

15. (original) The method of claim 13 wherein each of the logic field effect transistor device and the memory field effect transistor device has a gate electrode linewidth:separation distance ratio of from about 1:1 to about 1:1000.

U.S.S.N. 10/684,855

16. (original) The method of claim 13 wherein the embedded semiconductor product further comprises a non-kerf and non-embedded region having formed therein a non-kerf and non-embedded field effect transistor device.

17. (original) The method of claim 16 further comprising measuring a gate electrode linewidth of the non-kerf and non-embedded field effect transistor device.

18. (original) The method of claim 13 wherein only the mask pattern dimension is adjusted.

19. (original) The method of claim 13 wherein only the photoexposure condition is adjusted.

20. (original) The method of claim 13 wherein both of the mask pattern dimension and the photoexposure condition are adjusted.